The impact of a gate insulator ͑GI͒ material on the device instability of InGaZnO ͑IGZO͒ thin film transistors ͑TFTs͒ was investigated. The IGZO TFTs with SiO 2 GI showed consistently better stability against the applied temperature stress and positive/negative gate bias stress than their counterparts with SiN x GI. This superior stability of the SiO 2 -gated device was attributed to the reduced total density of states ͑DOS͒ including the interfacial and semiconductor bulk trap densities. Based on the Meyer-Neldel rule, the total DOS energy distribution for both devices was extracted and compared, which can explain the experimental observation. © 2010 The Electrochemical Society. ͓DOI: 10.1149/1.3483787͔ All rights reserved.
InGaZnO ͑IGZO͒ thin film transistors ͑TFTs͒ have been studied extensively as a strong candidate for the backplane electronics of active matrix liquid crystal displays ͑AMLCDs͒ and active matrix organic light emitting diodes ͑AMOLEDs͒ due to their relatively high mobility ͑Ͼ10 cm 2 /Vs͒ and good large scalability. 1 The rapid improvement in the device performance of IGZO TFTs has been facilitated mainly by the realization of low source/drain contact resistance 2, 3 and the adoption of an advanced device architecture 4 as well as the optimization of the semiconductor composition/ density, [5] [6] [7] which results in the prototype demonstration of a 15 in. AMLCD 8 and a 12.1 in. AMOLED 9 panel. Despite the impressive progress of the device performance, the device reliability including temperature, gate bias thermal instability, and light instability still limits the implementation of IGZO TFTs into commercial electronic products. Recently, the gate bias thermal instability has been studied rigorously, and the V th instability under positive bias stress conditions were attributed to charge trapping, 10, 11 charge injection, 12 channel defects, 13 and ambient interactions. 14 The temperature instability of IGZO TFTs was also studied independently to evaluate the density of state ͑DOS͒ distribution of the IGZO semiconductor itself 15, 16 or to understand the limitation of the practical application. 17 However, the fundamental topic regarding the correlation between temperature instability and gate bias thermal instability has rarely been studied. Furthermore, there are no papers on the effect of the total DOS including the interfacial trap density and defective semiconductor bulk trap density on temperature or/and bias-induced stability.
This study examined the impact of the gate insulator ͑GI͒ material on the device instability of IGZO TFTs. The temperature instability of IGZO with SiN x and SiO 2 films as gate dielectric layers was compared. Based on the Meyer-Neldel ͑MN͒ rule, the DOS distribution for both devices was extracted, which would account for the inferior temperature instability of the SiN x -gated devices. Moreover, the effect of gate dielectric materials on the negative and positive bias instabilities of IGZO TFTs can be explained by their DOS distribution.
Experimental
A 200 nm thick SiN x film as a gate dielectric layer was deposited on a patterned Mo ͑200 nm thick͒/glass substrate by plasmaenhanced chemical vapor deposition ͑PECVD͒ at 380°C. The a-IGZO film with a thickness of 50 nm was grown by dc sputtering at room temperature. After defining the IGZO channel using photolithography and wet etching, a 200 nm thick SiO 2 etch stopper ͑200 nm͒ was deposited by PECVD and patterned by dry etching to define the source/drain contact hole. The Mo source/drain electrode ͑200 nm͒ was formed using a conventional sputtering system and was patterned by photolithography and dry etching. Therefore, the fabricated TFTs have a bottom gate and top contact configuration. 4 The PECVD-derived SiO 2 film as a GI was also deposited before active channel deposition for comparison. The thickness of the SiO 2 GI to have a similar gate capacitance was 120 nm: The gate capacitances per unit area of SiN x -and SiO 2 -gated devices were 2.66 ϫ 10 −8 and 2.88 ϫ 10 −8 F/cm 2 , respectively. Finally, the samples were subjected to thermal annealing at 350°C for 1 h. The electrical measurements were carried out in air using an Agilent B1500A precision semiconductor parameter analyzer. Figure 1a and b shows the transfer characteristics of the IGZO TFTs ͑W/L = 24/10 m͒ with a SiN x GI ͑device A͒ and a SiO 2 GI ͑device B͒, respectively. The pristine device characteristics correspond to the transfer curves measured at room temperature ͑298 K͒. The mobility ͑ FE ͒ was calculated from the slope of the ͑I DS ͒ 1/2 vs V GS curves using the following saturation equation
Results and Discussion
where C i is the gate capacitance per unit area. The threshold voltage ͑V th ͒ was determined by adjusting the gate voltage, which induces a drain current of L/W ϫ 10 nA at a V DS of 10 V. In addition, the subthreshold swing ͑SS͒ was extracted from the subthreshold region using the following equation
͓2͔
Device A exhibited a FE , SS, V th , and I on/off ratio of 13.7 cm 2 /Vs, 0.38 V/dec, 0.27 V, and Ͼ10 9 , respectively. Significantly improved performance was observed in device B. The values of FE and SS were enhanced to 16.9 cm 2 /Vs and 0.16 V/dec, respectively, whereas similar values of V th ͑0.05 V͒ and I on/off ͑Ͼ10 9 ͒ were achieved. These device parameters were evaluated from the transfer characteristics measured at room temperature. The effect of the measurement temperature on the transfer characteristics of devices A and B were examined. Figure 1a and b shows the evolution of the transfer curve for devices A and B as a function of the measurement temperature, respectively. The V th value for both devices shifted z E-mail: jkjeong@inha.ac.kr negatively with increasing temperature. Although the V th value for device A was shifted by approximately Ϫ0.51 V from 0.27 to Ϫ0.24 V with increasing measurement temperature from 298 to 398 K, the corresponding negative V th shift in device B was relatively small ͑ ϳ0.33 V͒. This negative V th shift with increasing temperature can be understood by the thermal activation process of the subthreshold drain current. The subthreshold current in amorphous, polycrystalline Si and ZnO-based multicomponent oxide TFTs was welldescribed by the thermally activated Arrhenius model, [15] [16] [17] [18] [19] where it was assumed that thermally activated electrons from deep level trap sites into the conduction band move quickly toward the drain electrode due to a lateral electrical field. Therefore, the rate-limiting process would involve thermal excitation of the trapped charge, and the conductance activation energy ͑E A ͒ can be calculated as a function of V GS in the forbidden bandgap from the fitting of the temperature-dependent log͑I DS ͒ vs 1/T curve, where E A = E C − E F assuming Boltzmann statistics at 0 K. Figure 2 shows E A ͑=E C − E F ͒ as a function of V GS in devices A and B. The maximum E A value ͑0.59 eV͒ for device A was observed at a V GS of Ϫ0.4 V and decreased to 0.2 eV at a V GS of 0.95 V. In contrast, the highest energy barrier for device B was ϳ0.54 eV at a V GS of Ϫ0.8 V and E A decreased relative rapidly to 0.2 eV at a V GS of 0.1 V. The decreasing rate of E A with respect to V GS in the subthreshold current region has the same magnitude as the increasing rate of E A . In the case of a TFT with a significantly large trap density ͑N total ͒ including the DOS of a semiconductor film ͑N SS ͒ and an interfacial trap density ͑N it ͒, the rate of change in E F with respect to V GS ͉͑⌬E F /⌬V GS ͉͒ is inversely proportional to the magnitude of N total because all the trap sites below E F must be filled with electrons before a move to the E F level in the forbidden bandgap region becomes possible. Therefore, a much faster falling rate ͉͑⌬E F /⌬V GS ͉ ϳ 0.38 eV/V͒ of E A in device B compared to that ͉͑⌬E F /⌬V GS ͉ ϳ 0.29 eV/V͒ of device A suggests that a N total value of device B is reduced compared to device A.
The temperature-dependent field-effect data was used to calculate the total DOS of the metal/insulator/semiconductor structure. As discussed above, the drain current ͑I DS ͒ near the subthreshold current region can be described using the following equation
where I D0 is the prefactor and k is the Boltzmann constant. Figure 3a shows the relationship between 1/T and I DS as a function of V GS for device A, where a common crossing point was observed. For each data set, the values of E A and I D0 can be determined using the minimum linear square method. The prefactor ͑I D0 ͒ for device A increases exponentially with increasing activation energy ͑E A ͒ according to the MN rule, as shown in Fig. 3b 20
where I D00 is a constant parameter and SiO 2 is the characteristic MN parameter. Therefore, the I DS can be expressed as follows
where ␤ = 1/kT. The MN rule was observed in various organic semiconductor and amorphous inorganic semiconductor materials including pentacene, 21 a-Si, 22 and a-IGZO. 15 In particular, the MN rule in an inorganic amorphous semiconductor was previously attributed to the displacement of the Fermi level in an exponential DOS. 23, 24 From these MN relations, the total DOS distribution for both devices was calculated using the same procedure reported. 15, 22 It was assumed that all electron charges are occupied in the localized 
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states, and the probability of finding an electron at a certain energy level is determined by 0 K Fermi statistics. Figure 3c shows the DOS distribution as a function of the energy for both devices. The accurate V FB and A values were determined by matching the calculated activation energy with the measured activation energy: For example, in the case of device A, the V FB and A values were Ϫ1.0 V and 19.0 eV −1 , respectively. Clearly, the calculated DOS distribution was comparable to the previously reported ones. 15, 16 According to the superior performance of device B, the total DOS for device B was much smaller than that of device A over the entire tailing energy range extracted. The total DOS value at a specific energy level is the summation of N it and N SS because both trap states hinder the moving up of the E F level at the interface with increasing V GS ͑ϾV FB ͒. Considering that the IGZO channel layers for both devices were formed under identical deposition conditions, the difference in the total DOS distribution can be explained by the different contribution of the gate dielectric/channel interfacial trap density ͑N it ͒. This suggests that N it for the SiN x device is larger than that of the SiO 2 device, which is consistent with the relative comparison results of the N it,max values calculated from the SS value and the slope of the V GS vs E A plot. Therefore, the better temperature stability for device B can be attributed to the reduced N total at the channel/gate dielectric interface and IGZO bulk film.
This study examined next the effect of the application of the positive gate bias stress ͑PBTS͒ and negative gate bias stress ͑NBTS͒ on the transfer characteristics of devices A and B. Figure 4a and b shows the evolution of the transfer curves for both devices as a function of the applied PBTS time under dark conditions. The gate bias stresses of 20 V were applied at room temperature in air for 10,000 s, while the source and drain electrode were grounded ͑V DS = 0͒. The gate bias was interrupted at fixed times to record the transfer characteristics of the transistor, which was measured at a V DS of 10 V by sweeping V GS from Ϫ10 to 15 V. While the V th value for device A was shifted positively by 0.7 V, device B did not show any V th movement under the PBTS. The mobility and gate swing values for device A, except for V th movement, were not changed. This suggests that a deep level defect state, such as oxygen vacancies in the IGZO channel layer, is barely formed because it involves an increase in the DOS of the semiconductor, leading to a stretch-out of the subthreshold current slope. Thus, the degradation mechanism can be attributed to either charge trapping at N it or the gate fieldinduced adsorption of oxygen molecules into the back channel. However, the devices tested in this study were passivated by a high quality 200 nm thick SiO 2 film, which can exclude the possibility of the latter mechanism.
14 Therefore, the mechanism of charge trapping at the N it states is responsible for the observed V th instability. This interpretation is strongly corroborated by the fact that device B with better stability against PBTS has a much smaller N total distribution. The charge carriers induced in the semiconductor region see the diminishing trapping sites available for the device with a lower N total . This postulation is also supported by the following negative bias thermal instability ͑NBTI͒ result. Figure 4c and d shows the variations in the transfer curves for both devices as a function of the applied NBTS time under dark conditions. The applied gate bias stress was Ϫ20 V. Again, a similar behavior was observed. Device A showed a negative V th shift of ϳ0.4 V. Device B had better stability against the applied NBTS. Only a small V th of 0.2 V was moved to the negative direction.
Conclusion
In summary, this study examined the effect of the GI material on the device stability of the resulting TFTs. Compared to the SiN x gate dielectric device, the IGZO TFT with the PECVD-derived SiO 2 dielectric film exhibited better temperature and bias thermal stability. This result was explained based on the distribution of N total in IGZO TFTs. The superior stability of the IGZO TFTs with a SiO 2 GI was attributed to the much smaller N total distribution compared to the IGZO TFTs with the SiN x GI. Therefore, extraction of the DOS of IGZO TFTs using the MN rule will be quite useful for understanding the resulting temperature stability and gate bias stability. 
